In TSMC 16nm FinFET technology, the DRC rules are difficult to satisfy for lower level metals (M1 – M3). Furthermore, the parametric options for connecting transistor’s source or drain terminals are not available. Thus, significant time will be spent on fixing DRC violations associated with lower metal routings to transistors.
Leave a Reply